Stacked CSP (SCSP)

The Stacked CSP family leverages Amkor’s industry-leading ChipArray® Ball Grid Array (CABGA) manufacturing capabilities. This broad, high-volume infrastructure enables the rapid deployment of advances in die stacking technology across multiple products and factories to achieve lowest total cost requirements.

Stacked CSP technology enables the stacking of a wide range of different semiconductor devices to deliver the high level of silicon integration and area efficiency required in portable multi-media products.

Stacked CSP utilizes high density thin core substrates, advanced materials (i.e., thin film die attach adhesive, fine filler epoxy mold compound), along with leading-edge wafer thinning, die attach, wire bonding and molding capabilities to stack multiple devices in a conventional fine pitch BGA (FBGA) surface mount component. These advanced assembly capabilities in combination with Amkor’s expertise in design and test, enable stacks up to 16 active devices while optimizing yield and mounted height requirements.

Customers have relied on Amkor to solve their most complex and highest density device stack combinations. As a result, Amkor has established industry leadership in stacking pure memory, mixed signal and logic + memory devices, including NAND, NOR and DRAM memory, digital base band or applications processors + high density flash or mobile DRAM devices. Designers are looking to Stacked CSP technologies to achieve a high level of integration, along with size and cost reductions in future chip set combinations.

Applications

SCSP is the best solution to address a range of design requirements, including:

- Higher memory capacity and more efficient memory architectures
- Smaller, lighter and more innovative product form factors
- Lower cost and more space efficiency

Reliability Qualification

Package Level:

- Moisture Sensitivity Characterization: JEDEC Level 3 @ 260°C
- Additional Test Data at: [(30°C/85% RH, 96 hours)+260] x2 or 3
- HAST: 130°C/85% RH, 96 hours
- Temp/Humidity: 85°C/85% RH, 1000 hours
- Temp Cycle: -55°C/+125°C, 1000 cycles
- High Temp Storage: 150°C, 1000 hours

Board Level:

- Thermal Cycle: -40°C/+125°C, 1000 cycles
Stacked CSP (SCSP)

Process Highlights
- Die quantity, stack: Up to 24 high die configurations
- Ball pad pitch: 0.3, 0.4, 0.5, 0.65, 0.75, 0.8 mm
- Die thickness (min): Down to 25 µm
- Laminate core thickness: 40, 50, 60, 100 or 150 µm
- Ball diameter: 0.25, 0.30, 0.40, 0.46 mm
- Die bond pitch (min): 35 µm (In-line) with roadmap to 25 µm
- Wirebond length (max): 5 mm (200 mils)
- Wirebond dia (min): 15, 18, 20, 25, 30 µm
- Low loop wirebonding: 35 µm
- Wafer thinning: 200 & 300 mm wafers

Standard Materials
- Package substrate
  - Dielectric: Laminate (e.g., DS7409, E679, BT Polyimide (e.g., Kapton)
  - Layer count (laminate): 2-6
- Die attach: Film DA compatible with all passivation types
- Wire type: Ag, Gold, Cu, PCC, High tensile strength
- Encapsulant: Thixotropic epoxy (black)
- Solder balls: 63Sn/37Pb & PbFree Sn/3-4Ag/0.5Cu
- Device type: Silicon, SiGe, etc.
- Marking: Laser

Stacked CSP Key Technologies
- Low Loop Wire Bonding
- Wafer Thinning
- Film on Wire
- Die Attach Film/Paste
- Solderball
- Dielectric
Stacked CSP (SCSP)

Stacked CSP Cross Section
16 + 0 Die Memory

Stacked CSP Cross Section
24 + 0 Die 3D Memory

Visit amkor.com or email sales@amkor.com for more information.