S-SWIFT[™] PACKAGING CONSIDERATIONS

S-SWIFT is a revolutionary technology transforming the semiconductor industry. This advanced packaging technology enables high-density fan-out (HDFO), providing superior performance, reliability and cost-effectiveness.

FEATURES

- Polymer dielectrics
- Multi-die and large die capability
- Large body package capability
- ► High-density interconnects
- Miniaturization
- Cost efficiency
- Thermal management
- Integration flexibility

APPLICATIONS

- ► High Performance Computing (HPC)
- ► Heterogeneous integrarion
- Functional chip integration (CPU/GPU)
- System-on-Chip (SoC) partitioning
- Multi-die configurations
- ► 3D PoP-compatible applications
- High-performance mobile application processors and baseband devices



TECHNOLOGY SOLUTIONS

S-SWIFT[™] Technology

Substrate-SWIFT (S-SWIFT) technology, also known as Silicon Wafer Integrated Fan-Out (on Substrate), is revolutionizing the world of advanced packaging. By boosting I/O and circuit density while shrinking the footprint and profile, S-SWIFT is the go-to solution for both single-die and multi-die applications, perfectly aligning with the escalating demand for higher IC integration in mobile and networking devices.

S-SWIFT stands out as a game-changer in heterogeneous IC packaging, enabling high-performance, cost-effective integration of multiple chiplets and memories. This technology not only increases I/O and circuit density but also paves the way for advanced 3D structures, making it indispensable for the next generation of mobile and networking applications.

Fan-Out Meets Substrate

An innovative alternative to 2.5D TSV, S-SWIFT is a fan-out package that enhances chip performance and reduces costs. By flip-chip mounting chips onto a high pin count ball grid array (BGA) substrate, and incorporating a re-distribution layer (RDL) for shorter die-to-die (D2D) interconnections, S-SWIFT treats the entire fan-out package as a single die. This intelligent design is then mounted onto the BGA substrate, offering a cost-effective alternative to traditional 2.5D Through Silicon Via (TSV) technology.A key feature of S-SWIFT is its re-distribution layer (RDL), which enables shorter die-to-die (D2D) interconnections between multiple chips. This design effectively treats the entire fan-out package as a single die, which is then mounted onto the BGA substrate.

By integrating these advanced features, S-SWIFT offers a cost-effective alternative to traditional 2.5D Through Silicon Via (TSV) technology.

Key Features

Package Structure

- Fan-out package flip-chip mounted on a high pin count BGA substrate
- RDL facilitates shorter D2D interconnections between multiple chips

Chip Integration

- Integrates multiple chiplets within a single package
- within a single package
 Chiplets can be different

functional units, such as ASICs or HBMs

Interposer-less Design

 Eliminates the need for an interposer, reducing complexity and costs

Electrical Performance

- Offers excellent electrical performance due to shorter D2D connections
- Features less insertion loss, better impedance control, and lower warpage

High I/O Density

- Supports high I/O counts (>1000)
- Ideal for large package sizes and networking/server applications

S-SWIFT[™] Technology

Benefits

- Cost-effective: Eliminates the need for an interposer, reducing package costs
- Electrical Performance: Offers better impedance control, lower insertion loss, and less warpage, resulting in improved electrical performance
- High I/O Counts: Supports packages with over 1000 I/Os, making it ideal for networking and server applications
- Time to Market: Leveraging existing fan-out/flip chip techniques, this technology accelerates time to market




Applications


S-SWIFT[™] technology is well-suited for applications that require large package sizes and high I/O density (>1000).

Key applications include

- High Performance Computing (HPC): Enhances HPC applications by efficiently achieving critical interconnections
- Networking and Server Applications: High I/O density makes S-SWIFT ideal for networking and server needs
- Artificial Intelligence (AI): Exceptional electrical performance and high-speed, low-latency chip-tochip interconnect are perfect for AI applications requiring significant memory and compute power
- ASICs and HBMs: The chip-last technology of S-SWIFT is suitable for packaging ASICs and HBMs

S-SWIFT[™] technology offers lower costs compared to 2.5D, a thinner package, reduced insertion loss, improved impedance control, and lower warpage, resulting in superior electrical performance. These advantages make S-SWIFT a compelling choice for relevant applications.





S-SWIFT[™] Cross Section



in 🖌 🕞 🖸 💥 🥵

Visit <u>amkor.com</u> or email <u>sales@amkor.com</u> for more information.

With respect to the information in this document, Amkor makes no guarantee or warranty of its accuracy or that the use of such information will not infringe upon the intellectual rights of third parties. Amkor shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon it and no patent or other license is implied hereby. This document does not in any way extend or modify Amkor's warranty on any product beyond that set forth in its standard terms and conditions of sale. Amkor name and logo are registered trademarks of Amkor Technology, Inc. All other trademarks mentioned are property of their respective companies. © 2024 Amkor Technology, Incorporated. All Rights Reserved. TS117A-EN Rev Date: 09/24

